博客
关于我
强烈建议你试试无所不能的chatGPT,快点击我
Digital controller compensates analog controller
阅读量:4638 次
发布时间:2019-06-09

本文共 2373 字,大约阅读时间需要 7 分钟。

Emerging digital ICs for power control lack basic features, such as the built-in gate drive and current limiting, that you would normally find in analog ICs. Digital-power controllers generally have only PWM (pulse-width-modulated)-logic output, and discrete gate drivers rarely include current limiting. In addition, most protected FETs work only in low-frequency, low-side applications.

The LM3485 IC from  includes high-side gate drive with current limiting (). However, the hysteretic-control scheme of this analog IC is likely to yield questionable performance in some applications due to variable switching frequency and overshoot, as well as an inability to regulate feedback below the 1.24V reference. A traditional PID (proportional-integral-differential)-control scheme can get around these limitations but adds considerable complexity.

The CLZD010 CLOZD (Caldwell-loop-optimization-in-Z-domain) controller-chip IC from  both broadens and simplifies control applications though the embedded intelligence of a digital device (). A single time-domain compensator replaces the three frequency-domain PID parameters, eliminating complex stability analysis. The circuit requires no PC interface because you inspect the open-loop response and then use pin settings to configure the closed-loop compensation. However, the PWM output is only a logic-level driver.

Combine the simple and robust closed-loop control of the digital CLZD010 with the current-limited high-side gate drive of the analog LM3485 for the best of both worlds ().

 

The PWM-logic level of the digital IC overrides the hysteretic comparator of the analog IC to switch the FET. A second comparator at ISNS, Pin 1 in the LM3485, turns off the FET if the voltage across it exceeds a predetermined value during conduction to limit current.

In the thermal-response example (), the circuit takes about three minutes for the open-loop temperature to reach roughly two-thirds of its final value, so closed-loop compensation, at 134 seconds, is slightly faster in . The resultant closed-loop temperature quickly nears its final value due to maximum drive; voltage then decreases to allow the temperature to settle at the setpoint without overshoot (). You can use this basic circuit combination to satisfy a broad range of applications in multiple industries.

转载于:https://www.cnblogs.com/shangdawei/p/4127863.html

你可能感兴趣的文章
C++重载、重写、重定义
查看>>
Chapter 2 Open Book——21
查看>>
华为设备ACL与NAT技术
查看>>
比较两个数据库表结构的差异
查看>>
关于马克飞象
查看>>
浅谈数位dp
查看>>
树形dp(HDU1520)
查看>>
bootstrapValidator的验证
查看>>
CentOS6.5手动升级gcc4.8.2
查看>>
3.9 java基础总结集合①LIst②Set③Map④泛型⑤Collections
查看>>
jquery执行两次click事件
查看>>
Unix和Linux下C语言学习指南
查看>>
操作系统的四个特性
查看>>
Android文件Apk下载变ZIP压缩包解决方案
查看>>
linux指令
查看>>
linux下面升级 Python版本并修改yum属性信息
查看>>
局域网内通讯APP
查看>>
Unity Shader 图片流光效果实现(纯计算方式)
查看>>
POJ 2002 Squares
查看>>
Java 内存分配
查看>>